TITLE
    PowerBook Duo: Main Interface Connector Signal Assignments 10/92
Article ID:
Created:
Modified: 		10851
10/14/92
5/24/95
TOPIC


    This article defines the interface connection provided by the 152-pin main interface connector. The following table provides a complete list of signal assignments for the connector. A slash in front of a signal name (for example /PLUG IN) indicates an active-low signal.

DISCUSSION



    Main Expansion Connector Signal Assignments
    -------------------------------------------
    Pin # Signal name Description
    ------------------------------------------------
    1 PR+24 V EXT Raw +24 V from AC adapter
    2 PR+24 V EXT Raw +24 V from AC adapter
    3 /PLUG IN Power surge control (ground)
    4 GND Ground
    5 PR MAIN BAT POS Positive battery power output
    6 PR MAIN BAT POS Positive battery power output
    7 /ON/OFF OUT On/off switch
    8 /CIOUT Cache inhibit out
    9 /STERM Synchronous termination
    10 /DS Data strobe
    11 /AS Address strobe
    12 +5 V MAIN OUT +5 V regulated power
    13 /HALT Halt
    14 /BERR Bus error
    15 /BGACK Bus grant acknowledge
    16 /IPL0 Interrupt priority level 0
    17 /IPL1 Interrupt priority level 1
    18 /IPL2 Interrupt priority level 2
    19 GND Logic Ground
    20 GND Logic Ground
    21 ADDR[0] Address bit 0
    22 ADDR[2] Address bit 2
    23 ADDR[4] Address bit
    24 ADDR[6] Address bit
    25 ADDR[8] Address bit 8
    26 ADDR[10] Address bit 10
    27 ADDR[12] Address bit 12
    28 ADDR[14] Address bit 14
    29 +5 V MAIN OUT +5 V regulated power
    30 GND Ground
    31 ADDR[18] Address bit 18
    32 ADDR[20] Address bit 20
    33 ADDR[22] Address bit 22
    34 ADDR[24] Address bit 24
    35 ADDR[26 Address bit 26
    36 ADDR[28] Address bit 28
    37 ADDR[30] Address bit 30
    38 GND Logic Ground
    39 GND Logic Ground
    40 FIOCLK 15.6672 MHz I/O clock
    41 SIZ[1] Transfer size bit 1
    42 +5 V MAIN OUT +5 V regulated power
    43 DATA[0] Data bit 0
    44 DATA[1] Data bit 1
    45 DATA[2] Data bit 2
    46 DATA[3] Data bit 3
    47 DATA[4] Data bit 4
    48 DATA[5] Data bit 5
    49 DATA[6] Data bit 6
    50 DATA[7] Data bit 7
    51 GND Logic Ground
    52 DATA[17] Data bit 17
    53 DATA[18] Data bit 18
    54 DATA[19] Data bit 19
    55 +5 V MAIN +5 V regulated power
    56 DATA[20] Data bit 20
    57 DATA[21] Data bit 21
    58 DATA[22] Data bit 22
    59 DATA[23] Data bit 23
    60 +5 V.MAIN OUT +5 V regulated power
    61 GND Logic Ground
    62 /SCC IRQ SCC interrupt request
    63 SERVEE ð5 V for SCC transceivers and modem
    64 +5 V MAIN OUT +5 V regulated power
    65 GND Logic Ground
    66 GND Logic Ground
    67 +8 V SOUND Special "clean" +8V power for sound output
    68 +5 V MODEM +5 V power for modem
    69 LINET/R Modem DAA line talk/receive
    70 +5 V SOUND +5 V power for sound output
    71 SND OUT R Sound output, right channel
    72 SND OUT L Sound output, left channel
    73 EXT MIC FILT R Right input signal from ext. microphone
    74 EXT MIC FILT L Left input signal from external microphone
    75 DAA GND Modem ground
    76 DAA GND Modem ground
    77 PR+24 V EXT Raw +24 V from AC adapter
    78 PR+24 V EXT Raw +24 V from AC adapter
    79 PR+24 V EXT Raw +24 V from AC adapter
    80 GND Logic Ground
    81 GND Logic Ground
    82 PR MAIN BAT POS Battery power output
    83 ADB DATA Apple Desktop Bus data
    84 /ADBPWRON ADB power On key
    85 /CBACK Cache burst acknowledge
    86 /CBREQ Cache burst request
    87 /DSACK1 Data size acknowledge bit 1
    88 /DSACK0 Data size acknowledge bit 0
    89 /BR Bus request
    90 /BG Bus grant
    91 /SLEEP Sleep-state signa
    92 FC[1] Function code bit 1
    93 FC[0] Function code bit 0
    94 /RMC Read-modify-write cycle
    95 CPUCLK CPU bus clock
    96 /CPURESET CPU reset (bus invalid)
    97 ADDR[1] Address bit 1
    98 ADDR[3] Address bit 3
    99 ADDR[5] Address bit 5
    100 ADDR[7] Address bit 7
    101 ADDR[9] Address bit 9
    102 ADDR[11] Address bit 11
    103 ADDR[13] Address bit 13
    104 ADDR[15] Address bit 15
    105 ADDR[16] Address bit 16
    106 ADDR[17] Address bit 17
    107 ADDR[19] Address bit 19
    108 ADDR[21] Address bit 21
    109 ADDR[23] Address bit 23
    110 ADDR[25] Address bit 25
    111 ADDR[27] Address bit 27
    112 ADDR[29] Address bit 29
    113 ADDR[31] Address bit 31
    114 /SLOT IN Bar plugged in grounds pin
    115 GND Logic Ground
    116 RD Read/Write
    117 SIZ[0] Transfer size bit 0
    118 DATA[8] Data bit 8
    119 DATA[9] Data bit 9
    120 DATA[10] Data bit 10
    121 DATA[11] Data bit 11
    122 +5 V EXT SENSE +5 V external sense
    123 DATA[12} Data bit 12
    124 DATA[13] Data bit 13
    125 DATA[14] Data bit 14
    126 DATA[15] Data bit 15
    127 DATA[16] Data bit 16
    128 DATA[24] Data bit 24
    129 DATA[25] Data bit 25
    130 DATA[26] Data bit 26
    131 DATA[27] Data bit 27
    132 DATA[28] Data bit 28
    133 DATA[29] Data bit 29
    134 DATA[30] Data bit 30
    135 DATA[31] Data bit 31
    136 MI Memory controller inhibit for cache access
    137 /SWIM CS SWIM chip select
    138 /SLOT IRQ Pseudo-NuBus expansion slot E interrupt
    139 /PFW Power fail warning (shutdown bit)
    140 /IO RESET Reset output to I/O systems
    141 GND Ground
    142 GND Ground
    143 DAA CNTLF Modem DAA control
    144 DAA ID IN ID input from 152-pin modem card connector
    145 /RING DET Ring detect signal from the modem DA
    146 /RB DVR Modem relay B driver
    147 /RA DVR Modem relay A driver
    148 EXT MIC SEL External microphone plugged in
    149 (EXT MIC) No connect (ext. line or microphone level)
    150 /SPKR SEL External speaker plugged in
    151 DAA GND Modem DAA ground
    152 DAA GND Modem DAA ground


    Support Information Services

Document Information
Product Area: Computers
Category: PowerBook
Sub Category: PowerBook 200 Series (Duo)

Copyright © 2000 Apple Computer, Inc. All rights reserved.